Reduced Power Consumption for MPEG Decoding with LNS

نویسنده

  • Mark G. Arnold
چکیده

By reducing the accuracy of the Logarithmic Number System (LNS) it is possible to achieve lower power consumption for multimedia applications, such as MPEG, without sig-niicantly lowering the visual quality of the output. An LNS wordsize of 8 to 10 bits produces a comparable MPEG output as a xed-point wordsize of 14 to 16 bits. The switching activity of an LNS ALU that computes the Inverse Discrete Cosine Transform (IDCT) is one quarter that of xed point, implying lower power consumption. By skipping inputs that are zero (which MPEG can do naturally with its run-length coding and zigzag ordering) the switching activity of LNS MPEG becomes one-tenth that of xed point, in contrast to the minimal impact zero skipping has on xed-point power consumption. 1. LNS and power consumption Portable devices, like WAP phones and DVD players, often use the Motion Picture Expert Group (MPEG) compression standard 12] for video. It is likely that such battery-powered multimedia devices will beneet from Application Speciic Processors fabricated using Complementary Metal Oxide Semiconductor (CMOS) technology. The less power consumed by the CMOS circuit, the longer the batteries will last, which is a signiicant issue for a demanding application like MPEG. The power consumption, P , for a CMOS circuit composed of simple gates (such as ANDs/ORs) can be estimated 14, 7] as (1) where a i is the average switching activity (transitions per clock cycle) on the wire(s) that connects to gate i, C i is the capacitance associated with gate i, V dd is the supply voltage to every gate and f clk is the clock frequency. The major thrust in low-power design is to reduce the eeective capacitance, a i C i. This term is called the eeective capacitance because the activity, a i , mitigates how much of the physical capacitance, C i , aaects the circuit. The designer can reduce the eeective capacitance by cutting the switching activity, a i. One way to compare the merit of alternative designs is to measure the switching activity of each gate using a simulation.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Avoiding oddification to simplify MPEG-1 decoding with LNS

Low-precision Logarithmic Number System (LNS) arithmetic can reduce the power consumption for MPEG decoding compared to conventional fixed-point techniques. Although this introduces small numeric errors which violate the IEEE1180 standard for the Inverse Discrete Cosine Transform (IDCT), the visual effects of such error may be tolerable for portable battery-powered devices, like video phones, t...

متن کامل

Priority-Based Heading One Detector in H.264/AVC Decoding

A novel priority-based heading one detector for Exp-Golomb/CAVLC decoding of H.264/AVC is presented. It exploits the statistical distribution of input encoded codewords and adopts a nonuniform partition decoding scheme for the detector. Compared with a conventional design without power optimization, the power consumption can be reduced by more than 3 times while the performance is maintained an...

متن کامل

Asymmetric and Compressed Logarithmic Number Systems for a Multimedia Coprocessor (Invited Paper)

The Logarithmic Number System (LNS) represents a real number with its sign and the logarithm of its absolute value. Inexpensive logarithmic arithmetic has shorter word length than fixed point. Conventional LNS is symmetrical: every reciprocal is representable. This paper proposes asymmetrical LNS (one sixteenth to 2048) with acceptable visual quality for MPEG decoding that saves one bit compare...

متن کامل

A low power VLSI implementation for variable length decoder in MPEG-1 layer III

MPEG Layer III (MP3) audio coding algorithm was a widely used audio coding standard. It involves several complex coding techniques and is therefore difficult to create an efficient architecture design. The variable length decoding was an important part, which needs great amount of search and memory read/write operations. In this paper a data driven variable length decoding algorithm is presente...

متن کامل

Dynamic Voltage Scaling Techniques for Power-efficient Mpeg Decoding

Department/Date iii ACKNOWLEDGEMENTS I would like to thank all my professors and faculty of the Electrical and Computer Engineering department. In particular, I want to gratefully acknowledge the help of my advisor Dr. CHANSU YU and his support throughout this challenging thesis. iv ABSTRACT The quest for enhancing microprocessor speed and integration has long been the goal of computer architec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002